Executive summary
The SASEM project aimed at demonstrating single-electron memories and circuits for operation at room temperature as nano-flash memory devices.
The following Year 1 has seen the achievement of all expected goals, mainly:
• Determination of best simulation tools given the peculiarities of the device: nano-scale object imbedded in a thick oxide.
• Optimization of process critical steps (nano-lithography, implantation, oxidation).
• High resolution imaging of low contrast Si/Si0 2 nanostructures. Year 2 has built on this ground to move towards devices. The results showed clear advances, showing the feasibility of the objectives:
• Optimization of the process has been performed for a nano-dot of 15 nm in diameter that stores 10 to a few tens of electrons.
• Devices have been fabricated successfully based on the optimized process.
Problems have been identified that do not originate from the optimized critical steps, but instead from larger scale steps.
• Characterizations show memory effect and very good reproducibility, as far as dot formation is concerned. Following suggestions of the reviewers after year 2, the project has been re-focused on two targets:
• Transfer of critical steps on the industrial platform of partner ST.
• Down sizing of the memory device to go towards true single-electron behaviour. The objective was to scale down the initial device by a factor of 2. Simulations will target the feasibility of a factor of 4 down scaling. Year 3 has seen the achievement of these two main goals.
• First, the bottleneck corresponding to the transfer of the "twin-nanowire" technology has been successfully lifted by the industrial partner (ST) in collaboration with the other partners. This was done by using classical process IST-2001-32674 SASEM Final Report 3 tools, i.e. optical lithography, plasma etching and thermal oxidation. Beyond demonstration, improvements regarding etching profile and lithography will be important for process reliability.
• Memory devices with dots in the sub-10nm range (factor of 2 scaling down) have been fabricated successfully with a very high yield. The devices show signatures of single-electron effects at room temperature.
• Moreover, simulations tools are successful to predict formation of quantum dots in the nano-scale. At the final term of the project, we can say that the SASEM project has fulfilled his objectives. The proposed technology has proved successful to fabricate single-dot memory devices by means of industrial process tools, and the same technology is suitable for further down sizing. While improvements are needed to go towards industrial implementation (lithography, etching, doping profile,…), the feasibility has been shown, and the use of quantum effects (Coulomb blockade and single-electron charging in our case) in practical devices was brought closer.
Project objectives
Future successful development of information technologies is strongly dependent on the continuation of Moore's law in the nano-electronics range. This imposes stringent constraints on the downsizing of semiconductor devices. From the 1999 ITRS roadmap, down-sizing of MOS transistors is known to be a major issue for the next few years as the technology will face a « brick-wall » near 2006 with no known solutions for the present CMOS technology in terms of dielectrics, doping, contact resistivity, … From the same roadmap, it appears that downsizing of memory devices turns out to be at least as big a challenge. For DRAMs, the main problem comes from the large capacitance needed to store the information in order to keep a low enough refresh rate (limited by the off-current of the associated MOSFET). In the last few years, downsizing of DRAMs was made possible thanks to complex geometry and exotic dielectrics that are hardly compatible with the mainstream MOS technology. Integration of DRAMs with logic circuits is also a problem. Flash memories also face downsizing problems mostly related to complex dielectric stacking and oxide degradation due to hot electrons (high voltage programming). However, their refresh free operation is interesting for low power applications. Low power devices are essential in order to reach ever-larger capacity memory circuits and enter portable equipments that will probably drive the next market revolution in electronics. According to most recent estimates, the « brick-wall » for both DRAMs and Flash memories is also around 2006. Fundamentally, the above mentioned technological problems mainly originate from the fact that present devices are intrinsically hardly down-sizeable as their performances tend to deteriorate when sizes are reduced. It would be much more appropriate to turn to devices that benefit from downsizing. This is the case for singleelectron devices, and, in the present context, single-electron memories (SEM), which make use of quantum effects which are strengthened by downsizing. In such devices, a nano-meter scale floating gate is charged by one or a few electrons by making use of the energy quantization and Coulomb blockade effects. The induced electric field shifts the threshold voltage of the neighbouring MOS channel and the change in drain current is used to sense the charge in the floating gate. Because of the ultimately small amount of charge used for storage, the single-electron memory is the ultimate device for low power operation 1 . An ideal memory device for the coming nano-electronics era would be a silicontechnology compatible flash-like single-electron memory device. It would present the best performances in terms of integration, low power operation and future downsizing. The aim of this project is to fabricate and optimise such nano-flash single-electron memory devices and the associated circuits using a fully MOScompatible silicon-on-insulator (SOI) technology. Based on previous technology developments, partner CO1 as recently demonstrated a new SOI single-hole memory device that operates at room temperature as a nano-flash memory. Figure 1 shows a 3D schematic view of the device. A silicon quantum dot is formed on top of a silicon channel and is embedded in the oxide that separates the poly-silicon gate from the channel. The gate and the channel form a SOI MOS p-type transistor. The dot is charged/discharged with holes by applying a negative/positive gate voltage to the gate. The persistent charge in the dot shifts the threshold voltage of the MOS transistor, which is used for readout. The main advantages of the device are low voltage and persistent programming. The process is self-aligned, completely MOS compatible, and requires only state-of-the-art optical lithography tools. Finally, the SOI technology is particularly well adapted as the device channel is confined as close as possible to the floating gate which ensures maximum shift in drain current on programming/erasing. We have identified some critical points that currently limit performances: lithography resolution, process optimisation for improved reproducibility and better device operation, and fine characterisation. The objective of SASEM is to address these points and go from the existing laboratory SEM device to optimised device process 1 « Mesoscopic physics and electronics », T. Ando et al. Eds., Springer 1998 Source Drain
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Gate and memory circuit demonstration. In order to fully exploit the potential of our SEM device, all aspects from physics and technology to circuit architecture will be addressed.
Methodologies

Innovation
The memory devices used up to now, in particular DRAM, face a technological brickwall in terms of downsizing and operating frequency. Alternative memory devices/technologies are intensively investigated in order to provide next generation devices that will keep the future development of the microelectronics industry on the exponential track that allowed the booming of computer and communication technologies. The road towards the ultimate storage devices in terms of integration and low power, i.e. single-electron memories, has been paved by various technological schemes that present specific advantages. In SASEM, we propose a new self-aligned single-electron nano-flash memory device that combines the advantages of some of the foreseen technologies, but with significantly fewer drawbacks. Figure 1 (objectives) shows a 3D schematic view of the proposed single-electron nano-flash memory device. A nanometer scale silicon quantum dot is situated on top of a silicon channel and is embedded in the oxide that separates the poly-silicon gate from the channel (only the silicon is shown in Fig. 1 ). The technology proposed in SASEM starts from an SOI wafer and uses implantation of Arsenic to create a Gaussian profile of impurities in the active Si layer. The purpose of creating the As concentration profile is to tune the oxidation rate which is increased in the presence of As. In this process, the As concentration profile is so that the oxidation rate is maximum at some appropriate distance from the top of the silicon active layer. After defining the Si mesa by lithography and dry etching, wet oxidation is performed. Under appropriate conditions, the silicon wire (mesa) is separated into two wires (top and bottom) with silicon oxide in between. In this process, the width of the mesa wire is critical as one can go from only a bottom wire (narrow mesa) to two nanowires (intermediate size), and finally to a wide single wire. This tunability unables to create a quantum dot on top of a continuous channel by using a wide-narrow-intermediatenarrow-wide sequence. Figure 2 shows a simulation of the shape of the channel and quantum dot, while figure 3 shows a cross-section of the device where the quantum dot is situated between the triangular channel and the gate. The gate and the channel form a SOI MOS p-type transistor as Boron is used to dope source and drain. The dot is charged/discharged with holes by applying a negative/positive gate voltage to the gate, respectively. The persistent charge in the dot shifts the threshold voltage of the MOS transistor. The induced change in drain current is used for readout. 
Methodology
The methodology employed in SASEM groups the following ingredients:
• Process simulation using appropriate models for small devices and anisotropic oxidation. Wet oxidation, which is the key step in the proposed process, will be thoroughly investigated to provide a reliable simulation tool for process optimisation.
• Device simulation and design, and process optimisation for: -best reproducibility and robustness to process parameter fluctuations, -best device characteristics (Threshold voltage (V T ) and V T -shift, gate leakage, programming/readout speed, retention time).
• Tests and optimisation of critical process steps, i.e. lithography and oxidation.
• Memory device fabrication with continuous feedback from physical characterisation and to device design.
• Physical characterisation (SEM, TEM, AFM, FIB).
• Electrical characterisation (programming and readout, transients, retention time…). • Design and fabrication of memory cells (with programming/readout circuitry).
• Demonstration of a nano-flash single-hole 4x4 memory circuit.
• Analysis of feasibility at the industrial level and benchmarking. 
Project plan and timing (Gantt chart)
The workplan schedule is summarised in the following timetable where the different workpackages are split into the different tasks described above.
Months
Year 1 1-6 7-12
Year 2 
Comparison with other devices
The proposed device has recently been demonstrated for memory operation at room temperature and the measured or estimated characteristics are compared with those from other devices ( The present device, even though not yet optimised, turns out to be a good candidate for future nano-memories as: -it should exhibit fast readout time (SOI-MOSFET), -it shows persistent charging, -it uses relatively small operating voltages, -it is totally MOS-compatible, including possible integration with logic circuitry, -it can be manufactured using state-of-the-art optical lithography, -it uses a self-aligned technology to produce the quantum dot and the channel simultaneously, -it will benefit from future down-sizing (like other single-electron devices).
-it is intrinsically easy to scale down.
2 Typical for a MOSFET transistor ; note that SOI presents even better frequency performances.
3 Lower limit extrapolated from the absence of decay for a two-days experiment. 
comparison to the original project objectives
While original objective was to make reproducible the process and transfer it to the industrial partner in the form of memory circuits, the decision was taken, after two years, to re-focus on process steps transfer, as well as further down sizing of the original device. This was motivated by the fact that the main point to solve regarding technology transfer was lithography, implantation, and finally wet oxidation. The rest is regular MOS process. Efforts by STMicroelectronics where targeted accordingly, and the critical technological steps where transferred successfully. Down-sizing has been motivated by the search for true single-electron behavior, again successfully achieved (factor of 2 down-sizing) thanks to strong efforts on lithography.
relations and synergies with other relevant projects
The research is continued within the NoE SINANO where single-electron effects will be studied intensively and further down-sizing pursued.
implications for EU policies and standards.
SASEM aims at demonstrating single-electron memory devices and circuits fabricated by means of a fully SOI-MOS compatible process. Therefore, the proposal aims to strengthen the European position in the microelectronics industry and keep up with the technology developments carried on in other continents, in the United States and in Japan where most of the work is currently performed. Even though Europe shares an important part of the world's microelectronics industry, the development of the "next generation" nanoscale memory devices as remained mostly non-European. The effort for a coherent development of the proposed technology requires the participation of research institutes with complementary domains of expertise. Partner UCL developed expertise in SOI circuit design and technology and runs a complete fabrication facility for SOI circuits (0.75 µm technology). On the other hand, partners IEMN and ISEN have expertise in process and device simulation, as well as highresolution e-beam lithography and SOI processing. ST Microelectronics has leading-14 edge skills in microelectronics technology, characterisation, benchmarking,… Obviously, the proposed work requires the combination of expertise from all the partners and hence needs to be done at the European level.
benefits to society
4.5.1 enhancing European competitiveness in a particular market ST Microelectronics is a world leading company and a top actor in the European microelectronics industry. The participation of ST, which is interested in the high potential of the proposed technology, in this project will help strenghtening the European position in this strategic business.
support the future growth of European industry;
The Information Society Technologies program yields "the development of an efficient networking and computing infrastructure together with advanced mobile and networked embedded systems that enable any-where/any-time access to services". The proposed work contributes to the above objectives by participating to the development of next generation memories that will enter virtually any electronic/communication equipment. The "user-friendliness" of the information technology will also benefit from this work as low-power, persistent, large capacity memories contribute to the easiness of operation, reliability and finally to the overall "confidence in the technology". SASEM addresses the rapidly growing microelectronics and telecommunication markets, where European companies have to compete on the global market. Thus, the high-volume production of memories and integrated logic/memory components will contribute to improve the employment in Europe.
4.5.3 protecting and preserving the natural environment and resources SASEM aims at developing new single-electron memory devices. The smallest ever possible number of electrons, as well as the permanent storage of data, naturally favors low power applications which preserves natural energy resources. The process used in SASEM is very close standard MOS process, and hence does not require the use of exotic materials.
the quality of life;
Portable applications like those allowing seamless communication, safe and easy transportation,… are favored by such low power devices. Deliverable D5 reports all the investigations made following D4 and the 1 st year report on process steps optimisation. All the different tunable ingredients have been investigated in order to find the best stability conditions for the formation of the storage quantum dot. The output of D5 was used to fabricate devices and device arrays. The first edition of D5 has been updated according to the additional work performed during the third year, in agreement with the reorientation of the project approved by the scientific officer after year 2 review. Following the second project review, the project has been refocused on technology transfer of critical steps (partner ST) and on the study of scaled down devices in order to reach single-electron behaviour (UCL-CNRS-ISEN partners). The memory cell contribution was set aside until these two prior issues were solved. Consequently, while the fabrication of memory cells was performed and reported in the second year report and in D10, fabrication of memory circuits could not be performed as the two major issues took all our efforts till the end of the project. The present deliverable could therefore not be filled, in agreement with the decision taken by the project officer and the reviewers of the project. Following the second project review, the project has been refocused on technology transfer of critical steps (partner ST) and on the study of scaled down devices in order to reach single-electron behaviour (UCL-CNRS-ISEN partners). The memory cell contribution was set aside until these two prior issues were solved. Consequently, while the fabrication of memory cells was performed and reported in the second year report and in D10, electrical characterization could not be performed as the two major issues took all our efforts till the end of the project. The present deliverable could therefore not be filled, in agreement with the decision taken by the project officer and the reviewers of the project. Following the second project review, the project has been refocused on technology transfer of critical steps (partner ST) and on the study of scaled down devices in order to reach single-electron behaviour (UCL-CNRS-ISEN partners). The memory cicuit contribution was set aside until these two prior issues were solved. Consequently, while the fabrication of memory circuit arrays was performed and reported in the second year report and in D10, electrical characterization could not be performed as the two major issues took all our efforts till the end of the project. The present deliverable could therefore not be filled, in agreement with the decision taken by the project officer and the reviewers of the project. 
Conclusions
To be completed after the review meeting.
